# Introduction to Instruction Scheduling 

EaC Ch. 12

Slides updated by Christophe Dubach, Winter 2024

Copyright 2010, Keith D. Cooper \& Linda Torczon, all rights reserved.
Students enrolled in Comp 412 at Rice University have explicit permission to make copies of these materials for their personal use.
Faculty from other educational institutions may use these materials for nonprofit educational purposes, provided this copyright notice is preserved.

## What Makes Code Run Fast?

- Many operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is order-dependent (and has been since the 60's)

Assumed latencies (conservative)

| Operation | Cycles |
| :--- | :---: |
| load/loadAI | 3 |
| store | 3 |
| loadl | 1 |
| add | 1 |
| mult | 2 |
| fadd | 1 |
| fmult | 2 |
| shift | 1 |
| branch | 0 to 8 |

- Loads \& stores may or may not block
$>$ Non-blocking $\Rightarrow$ fill those issue slots
- Branch costs vary with path taken
- Branches typically have delay slots
> Fill slots with unrelated operations
> Percolates branch upward
- Scheduler should hide the latencies


## Example

$$
\mathrm{w} \leftarrow \mathrm{w} * 2 * \mathrm{x} * \mathrm{y} * \mathrm{z}
$$

Simple schedule

1 loadAl r0, @w => r1
4 add $\mathrm{r} 1, \mathrm{r} 1 \quad=>\mathrm{r} 1$
5 loadAl r0, @x => r2
8 mult r1, r2 $\quad>r 1$
9 loadAl r0, @y => r2
12 mult r1, r2 $\quad>$ r1
13 loadAl r0, @z => r2
16 mult r1, r2 $=>$ r1
18 storeAl r1, @w => rO
21 r 1 is free

2 registers, 20 cycles

Schedule loads early

| 1 | loadAl | $r 0, @ w$ | $=>r 1$ |
| :--- | :--- | :--- | :--- |
| 2 | loadAl | $r 0, @ x$ | $=>r 2$ |
| 3 | loadAl | $r 0, @ y$ | $=>r 3$ |
| 4 | add | $r 1, r 1$ | $=>r 1$ |
| 5 | mult | $r 1, r 2$ | $=>r 1$ |
| 6 | loadAl | $r 0, @ z$ | $=>r 2$ |
| 7 | mult | $r 1, r 3$ | $=>r 1$ |
| 9 | mult | $r 1, r 2$ | $=>r 1$ |
| 11 | storeAl $r 1, @ w$ | $=>r 0$ |  |

14 r 1 is free

3 registers, 13 cycles

Reordering operations for speed is called instruction scheduling

## ALU Characteristics

This data is surprisingly hard to measure accurately

- Value-dependent behavior
- Context-dependent behavior
- Compiler behavior
- Difficult to reconcile measurement with the data in the manuals
Intel Xeon E5530 (Mar. 2009) operation latencies
Instruction ..... Cost
64 bit integer subtract ..... 1
64 bit integer multiply ..... 3
64 bit integer divide ..... 41
Double precision add ..... 3
Double precision subtract ..... 3
Double precision multiply ..... 5
Double precision divide ..... 22
Single precision add ..... 3
Single precision subtract ..... 3
Single precision multiply ..... 4
Single precision divide ..... 14

The Problem
Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept


The task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently

To capture properties of the code, build a precedence graph $G$

- Nodes $n \in G$ are operations with type( $n$ ) and delay( $n$ )
- An edge $e=\left(n_{1}, n_{2}\right) \in G$ if $\&$ only if $n_{2}$ uses the result of $n_{1}$

```
a: loadAl r0,@w => r1
b: add r1,r1 => r1
c: loadAl r0,@x => r2
d: mult r1,r2 => r1
e: loadAl r0,@y => r2
f: mult r1,r2 => r1
g: loadAl r0,@z => r2
h: mult r1,r2 => r1
i: storeAl r1,@w => r0
```

The Code


The Precedence Graph

A correct schedule S maps each $n \in N$ into a non-negative integer representing its cycle number, and

1. $S(n) \geq 0$, for all $n \in N$ (obviously)
2. If $\left(n_{1}, n_{2}\right) \in E, S\left(n_{1}\right)+\operatorname{delay}\left(n_{1}\right) \leq S\left(n_{2}\right)$
3. For each type $t$, there are no more operations of type $t$ in any cycle than the target machine can issue

The length of a schedule $S$, denoted $L(S)$, is

$$
L(S)=\max _{n \in N}(S(n)+\text { delay }(n))
$$

The goal is to find the shortest possible correct schedule.
$S_{\text {opt }}$ is time-optimal if $L\left(S_{\text {opt }}\right) \leq L\left(S_{i}\right)$, for all other schedules $S_{i}$
A schedule might also be optimal in terms of registers, power, or space....

Critical Points

- All operands must be available
- Multiple operations can be ready
- Moving operations can lengthen register lifetimes
- Placing uses near definitions can shorten register lifetimes
- Operands can have multiple predecessors

Together, these issues make scheduling hard (NP-Complete)

Local scheduling is the simple case

- Restricted to straight-line code
- Assumes consistent and predictable latencies


## Instruction Scheduling: The big picture

1. Build a precedence graph, $P$
2. Compute a priority function over the nodes in $P$
3. Use list scheduling to construct a schedule, 1 cycle at a time
a. Use a queue of operations that are ready
b. At each cycle
I. Choose a ready operation and schedule it
II. Update the ready queue

Local list scheduling

- The dominant algorithm for twenty+ years
- A greedy, heuristic, local technique (within a basic block)


## Local List Scheduling



## Scheduling Example

1. Build the precedence graph
```
a: loadAl r0,@w => r1
b: add r1,r1 => r1
c: loadAl r0,@x => r2
d: mult r1,r2 => r1
e: loadAl r0,@y => r2
f: mult r1,r2 => r1
g: loadAl r0, @z => r2
h: mult r1,r2 => r1
i: storeAl r1,@w => r0
```

The Code
The Precedence Graph

## Scheduling Example

1. Build the precedence graph
```
a: loadAl r0, @w => r1
b: add r1,r1 => r1
c: loadAl r0, @x => r2
d: mult r1,r2 => r1
e: loadAl r0, @y => r2
f: mult r1,r2 => r1
g: loadAl r0, @z => r2
h: mult r1,r2 => r1
i: storeAl r1, @w => r0
```

The Code


The Precedence Graph

## Scheduling Example

1. Build the precedence graph
2. Determine priorities: longest latency-weighted path

| Operation | Cycles |
| :--- | :---: |
| load/loadAI | 3 |
| store | 3 |
| loadl | 1 |
| add | 1 |
| mult | 2 |
| fadd | 1 |
| fmult | 2 |
| shift | 1 |
| branch | 0 to 8 |

a: loadAl r0,@w => r1
b: add r1,r1 => r1
c: loadAl r0, @x => r2
d: mult r1, r2 $\quad>r 1$
e: loadAl r0, @y => r2
f: mult r1, r2 $=>$ r1
g: loadAl r0, @z => r2
h: mult r1, r2 => r1
i: storeAl r1, @w => r0

The Code


The Precedence Graph

## Scheduling Example

1. Build the precedence graph
2. Determine priorities: longest latency-weighted path

| Operation | Cycles |
| :--- | :---: |
| load/loadAI | 3 |
| store | 3 |
| loadl | 1 |
| add | 1 |
| mult | 2 |
| fadd | 1 |
| fmult | 2 |
| shift | 1 |
| branch | 0 to 8 |



The Precedence Graph

## Scheduling Example

1. Build the precedence graph
2. Determine priorities: longest latency-weighted path
3. Perform list scheduling

| a: loadAl | r0, @w | => r1 |
| :---: | :---: | :---: |
| b : add | r1, r1 | => r1 |
| c: loadAl | r0, @x | => r2 |
| d: mult | r1, r2 | => r1 |
| e: loadAl | r0, @y | => r 2 |
| f: mult | r1, r2 | $=>\mathrm{r} 1$ |
| $g$ : loadAl | r0, @z | $=>\mathrm{r} 2$ |
| h: mult | r1, r2 | $=>r 1$ |
| i: storeAl | r1, @w | => r0 |

The Code


The Precedence Graph

## Scheduling Example

1. Build the precedence graph
2. Determine priorities: longest latency-weighted path
3. Perform list scheduling

1 loadAl r0, @w => r1
2 loadAl r0, @x => r2
3 loadAl r0, @y => r3
4 add $\mathrm{r} 1, \mathrm{r} 1 \quad=>\mathrm{r} 1$
5 mult r1, r2 $=>r 1$
6 loadAl r0, @z => r2
7 mult r1, r3 => r1
9 mult r1,r2 $\quad=>\mathrm{r} 1$
11 storeAl r1, @w => r0

Scheduled Code


The Precedence Graph

## More on List Scheduling

List scheduling breaks down into two distinct classes

Forward list scheduling

- Start with available operations
- Work forward in time
- Ready $\Rightarrow$ all operands available

Backward list scheduling

- Start with no successors
- Work backward in time
- Ready $\Rightarrow$ latency covers uses

Variations on list scheduling

- Prioritize critical path(s)
- Schedule last use as soon as possible
- Depth first in precedence graph (minimize registers)
- Breadth first in precedence graph (minimize interlocks)
- Prefer operation with most successors


## Local Scheduling



- Assuming the machine can execute at each cycle:
> 2 ALU operations (including loadl, cmp, branch)
> 1 memory operation (e.g. store or load)


## Local Scheduling (using latency to root as priority)

| Forward Schedule |  |  |  |
| :--- | :---: | :---: | :---: |
|  Int Int Mem <br> 1 loadI $_{1}$ lshift  <br> 2 loadI $_{2}$ loadI $_{3}$  <br> 3 loadI $_{4}$ add $_{1}$  <br> 4 add $_{2}$ add $_{3}$  <br> 5 add $_{4}$ addI $_{3}$ store $_{1}$ <br> 6 cmp $_{3}$  store $_{2}$ <br> 7   store $_{3}$ <br> 8   store $_{4}$ <br> 9   store $_{5}$ <br> 10    <br> 11    <br> 12    <br> 13 cbr   |  |  |  |


| Backward Schedule |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Int | Int | Mem |
| 1 | loadI $_{4}$ |  |  |
| 2 | addI | lshift |  |
| 3 | add $_{4}$ | loadI $_{3}$ |  |
| 4 | add $_{3}$ | loadI $_{2}$ | store $_{5}$ |
| 5 | add $_{2}$ | loadI $_{1}$ | store $_{4}$ |
| 6 | add $_{1}$ |  | store $_{3}$ |
| 7 |  |  | store $_{2}$ |
| 8 |  |  | store $_{1}$ |
| 9 |  |  |  |
| 10 |  |  |  |
| 11 | cmp |  |  |
| 12 | cbr |  |  |

Forward and backward can produce different results

## The more complete picture

## Exemple: LLVM compilation flow

- Instruction selection
> choose best instructions that matches IR
- Pre-RA instruction scheduling
> performed on virtual register
> tries to minimize register pressure
- Register Allocation (RA)
> introduce physical registers
> goal is to minimize spilling
- Post-RA instruction scheduling

> help scheduling spill code
> more constrained (physical registers introduce false dependencies and cannot introduce new registers)


## Next Lecture

- Object Oriented Programming Support

