Introduction to Instruction Scheduling

EaC Ch. 12

Slides updated by Christophe Dubach, Winter 2024

Copyright 2010, Keith D. Cooper & Linda Torczon, all rights reserved.

Students enrolled in Comp 412 at Rice University have explicit permission to make copies of these materials for their personal use.

Faculty from other educational institutions may use these materials for nonprofit educational purposes, provided this copyright notice is preserved.

What Makes Code Run Fast?

- Many operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is order-dependent (and has been since the 60's)

Assumed latencies (conservative)

<u>Operation</u>	<u>Cycles</u>
load/loadAl	3
store	3
loadi	1
add	1
mult	2
fadd	1
fmult	2
shift	1
branch	0 to 8

- Loads & stores may or may not block
 Non-blocking ⇒fill those issue slots
- Branch costs vary with path taken
- Branches typically have delay slots
 > Fill slots with unrelated operations
 > Percolates branch upward
- Scheduler should hide the latencies

Example

 $w \leftarrow w * 2 * x * y * z$

Simple schedule

Schedule loads early

loadAl r0, @w => r1 1 4 add r1, r1 => r1 5 loadAl r0, @x => r2 8 mult r1, r2 => r1 9 loadAl r0, @y => r2 12 mult r1, r2 => r1 13 loadAl r0, @z => r2 16 mult r1, r2 => r1 18 storeAl r1, @w => r0 21 r1 is free

1	loadAl	r0, @w	=> r1
2	loadAl	r0, @x	=> r2
3	loadAl	r0, @y	=> r3
4	add	r1, r1	=> r1
5	mult	r1, r2	=> r1
6	loadAl	r0, @z	=> r2
7	mult	r1, r3	=> r1
9	mult	r1, r2	=> r1
11	storeAl	r1, @w	=> r0
14	r1 is fre	e	

2 registers, 20 cycles 3 registers, 13 cycles

Reordering operations for speed is called instruction scheduling

This data is surprisingly hard to measure accurately

- Value-dependent behavior
- Context-dependent behavior
- Compiler behavior
- Difficult to reconcile measurement with the data in the manuals

Intel Xeon E5530 (Mar. 2009) operation latencies			
Instruction	Cost		
64 bit integer subtract	1		
64 bit integer multiply	3		
64 bit integer divide	41		
Double precision add	3		
Double precision subtract	3		
Double precision multiply	5		
Double precision divide	22		
Single precision add	3		
Single precision subtract	3		
Single precision multiply	4		
Single precision divide	14		




Instruction Scheduling

(Engineer's View)

The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept




The task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently

To capture properties of the code, build a precedence graph G

- Nodes $n \in G$ are operations with type(n) and delay(n)
- An edge $e = (n_1, n_2) \in G$ if & only if n_2 uses the result of n_1
 - a: loadAl r0, @w => r1 b: add r1, r1 => r1 c: loadAl r0, @x => r2 d: mult r1, r2 => r1 e: loadAl r0, @y => r2 f: mult r1, r2 => r1 g: loadAl r0, @z => r2 h: mult r1, r2 => r1 i: storeAl r1, @w => r0



The Precedence Graph

(Definitions)

A <u>correct schedule</u> S maps each $n \in N$ into a non-negative integer representing its cycle number, <u>and</u>

- 1. $S(n) \ge 0$, for all $n \in N$ (obviously)
- 2. If $(n_1, n_2) \in E$, $S(n_1) + delay(n_1) \le S(n_2)$
- 3. For each type *t*, there are no more operations of type *t* in any cycle than the target machine can issue

The <u>length</u> of a schedule *S*, denoted *L*(*S*), is

$$L(S) = max_{n \in N} (S(n) + delay(n))$$

The goal is to find the shortest possible correct schedule.

 S_{opt} is <u>time-optimal</u> if $L(S_{opt}) \leq L(S_i)$, for all other schedules S_i

A schedule might also be optimal in terms of registers, power, or space....

Critical Points

- All operands must be available
- Multiple operations can be <u>ready</u>
- Moving operations can lengthen register lifetimes
- Placing uses near definitions can shorten register lifetimes
- Operands can have multiple predecessors

Together, these issues make scheduling <u>hard</u> (NP-Complete)

Local scheduling is the simple case

- Restricted to straight-line code
- Assumes consistent and predictable latencies


Instruction Scheduling: The big picture

- 1. Build a precedence graph, P
- 2. Compute a *priority function* over the nodes in *P*
- 3. Use list scheduling to construct a schedule, 1 cycle at a time
 - a. Use a queue of operations that are ready
 - b. At each cycle
 - I. Choose a ready operation and schedule it
 - II. Update the ready queue

Local list scheduling

- The dominant algorithm for twenty+ years
- A greedy, heuristic, local technique (within a basic block)

Local List Scheduling



1. Build the precedence graph

a: loadAl r0, @w => r1 b: add r1, r1 => r1 c: loadAl r0, @x => r2 d: mult r1, r2 => r1 e: loadAl r0, @y => r2 f: mult r1, r2 => r1 g: loadAl r0, @z => r2 h: mult r1, r2 => r1 i: storeAl r1, @w => r0

The Code

The Precedence Graph

1. Build the precedence graph

a: loadAl r0, @w => r1 b: add r1, r1 => r1 c: loadAl r0, @x => r2 d: mult r1, r2 => r1 e: loadAl r0, @y => r2 f: mult r1, r2 => r1 g: loadAl r0, @z => r2 h: mult r1, r2 => r1 i: storeAl r1, @w => r0 a b c e f f g h

The Code


The Precedence Graph

- 1. Build the precedence graph
- 2. Determine priorities: longest latency-weighted path

a: loadAl r0, @w => r1 b: add r1, r1 => r1 c: loadAl r0, @x => r2 d: mult r1, r2 => r1 e: loadAl r0, @y => r2 f: mult r1, r2 => r1 g: loadAl r0,@z => r2 h: mult r1, r2 => r1 i: storeAl r1, @w => r0

The Code

Operation	Cycles
load/loadAl	3
store	3
loadi	1
add	1
mult	2
fadd	1
fmult	2
shift	1
branch	0 to 8





The Precedence Graph

- 1. Build the precedence graph
- 2. Determine priorities: longest latency-weighted path

a: loadAl r0, @w => r1 r1, r1 b: add => r1 c: loadAl r0, @x => r2 d: mult r1, r2 => r1 e: loadAl r0, @y => r2 f: mult r1, r2 => r1 loadAl r0, @z => r2 g: h: mult r1, r2 => r1 storeAl r1, @w i: => r0

The Code






The Precedence Graph

- **1**. Build the precedence graph
- 2. Determine priorities: longest latency-weighted path
- 3. Perform list scheduling


a:	loadAl	r0, @w	=> r1
b:	add	r1, r1	=> r1
C:	loadAl	r0, @x	=> r2
d:	mult	r1, r2	=> r1
e:	loadAl	r0, @y	=> r2
f:	mult	r1, r2	=> r1
g:	loadAl	r0, @z	=> r2
h:	mult	r1, r2	=> r1
i:	storeAl	r1, @w	=> r0



The Code

The Precedence Graph

- 1. Build the precedence graph
- 2. Determine priorities: longest latency-weighted path



Scheduled Code

The Precedence Graph

More on List Scheduling

List scheduling breaks down into two distinct classes

Forward list scheduling

- Start with available operations
- Work forward in time
- Ready ⇒ all operands available


Backward list scheduling

- Start with no successors
- Work backward in time
- Ready ⇒ latency covers uses

Variations on list scheduling

- Prioritize critical path(s)
- Schedule last use as soon as possible
- Depth first in precedence graph (minimize registers)
- Breadth first in precedence graph (minimize interlocks)
- Prefer operation with most successors

Local Scheduling



- Assuming the machine can execute at each cycle:
 - > 2 ALU operations (including loadI, cmp, branch)
 - > 1 memory operation (e.g. store or load)

Local Scheduling (using latency to root as priority)

Forward Schedule

	Int	Int	Mem
1	loadI ₁	lshift	
2	loadI ₂	loadI ₃	
3	$loadI_4$	add_1	
4	add_2	add ₃	
5	add_4	addI	$store_1$
6	cmp		store ₂
7			store ₃
8			store ₄
9			store ₅
10			
11			
12			
13	cbr		


Backward Schedule

	Int	Int	Mem
1	$loadI_4$		
2	addI	lshift	
3	add ₄	loadI ₃	
4	add ₃	loadI ₂	$store_5$
5	add ₂	$loadI_1$	store ₄
6	add_1		store ₃
7			store ₂
8			$store_1$
9			
10			
11	cmp		
12	cbr		

Forward and backward can produce different results

Exemple: LLVM compilation flow

- Instruction selection
 - > choose best instructions that matches IR
- Pre-RA instruction scheduling
 - > performed on virtual register
 - > tries to minimize register pressure
- Register Allocation (RA)
 - > introduce physical registers
 - > goal is to minimize spilling
- Post-RA instruction scheduling
 - > help scheduling spill code
 - > more constrained (physical registers introduce false dependencies and cannot introduce new registers)



• Object Oriented Programming Support