

Compiler Design

Lecture 16: Liveness Analysis

Christophe Dubach
Winter 2021

Some material from Prof. Michelle Strout, CS553, Colorado State University.

Timestamp: 2021/03/10 13:19:42

Example of generated MIPS code
(using virtual registers):

```
.data
x: .space 4
y: .space 4

.text
    la  v0, x
    lw  v1, (v0)
    add v2, v0, v1
    la  v3, y
    lw  v4, (v3)
    sub v5, v4, v2
    add v6, v2, v4
    sw  v5, (v0)
    sw  v6, (v3)
```

After “proper” register allocation
(possible output):

```
.data
x: .space 4
y: .space 4

.text
    la  $t0, x
    lw  $t1, ($t0)
    add $t2, $t0, $t1
    la  $t3, y
    lw  $t4, ($t3)
    sub $t5, $t4, $t2
    add $t6, $t2, $t4
    sw  $t5, ($t0)
    sw  $t6, ($t3)
```

What if less than 7 architectural registers available for allocation?

- Need to know which values is going to be used in the future.

Definition

A variable (virtual register) is **live** at some point in the program if it has previously been **defined** by an instruction and will be **used** by an instruction in the future. It is **dead** otherwise.

💡 Two variables can use the same architectural register if they are never used at the same time, *i.e.* never simulataneously live.

⇒ Register allocation use liveness information.

Example:

```
.data
x: .space 4
y: .space 4
.text
    la v0, x
    lw v1, (v0)
    add v2, v1, v1
    la v3, y
    lw v4, (v3)
    sub v5, v4, v2
    add v6, v2, v4
    sw v5, (v0)
    sw v6, (v3)
```

Live after instruction:	
v0	
v0 v1	
v0 v2	
v0 v2 v3	
v0 v2 v3 v4	
v0 v2 v3 v4 v5	
v0 v3 v5 v6	
v3 v6	

Question: how many architectural registers are needed?

Computing liveness is more complicated in the presence of control flow (e.g. loops, if-then-else).

Assembly pseudo-code: ¹

```
a = 0
L1: b = a + 1
    c = c + b
    a = b*2
    if (a<9) goto L1
    return c
```

Question: what is the live range of b?

To answer this question we need to understand the **dynamic flow** of the program execution.

¹We illustrate concepts at a slightly higher level than assembly from this point on.

Control-Flow Graph (CFG)

Concept invented in 1970 by:




Frances Allen (1932–2020), IBM,
(1st woman to receive Turing Award
in 2006!)

source: Rama, CC BY-SA 2.0 FR, [wikimedia](#)

```
a = 0
L1: b = a + 1
   c = c + b
   a = b*2
   if (a<9) goto L1
   return c
```


Directed graph:



What is the live range of b?

- b is used in statement 4, so b is live on the $3 \rightarrow 4$ edge
- since statement 3 does not define b, b is also live on the $2 \rightarrow 3$ edge
- statement 2 defines b, so any value of b on the $1 \rightarrow 2$ and $5 \rightarrow 2$ edges are not needed, so b is dead along these edges

b live range is $2 \rightarrow 3 \rightarrow 4$



Live range of a:


- $1 \rightarrow 2$ and $4 \rightarrow 5 \rightarrow 2$

Live range of b:

- $2 \rightarrow 3 \rightarrow 4$

Live range of c:

- $entry \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 2$
and $5 \rightarrow 6$



💡 Since a and b never simultaneously live, can share a register.


Terminology

Flow Graph

- a Control Flow Graph (CFG) has **out-edges** that leads to **successor** nodes and **in-edges** that come from **predecessor** nodes
- $\text{pred}(n)$ = set of all predecessors of node n
- $\text{succ}(n)$ = set of all successors of node n

Examples

- Out-edges of node 5: $5 \rightarrow 6$ and $5 \rightarrow 2$
- $\text{succ}(5) = \{2,6\}$
- $\text{pred}(5) = \{4\}$
- $\text{pred}(2) = \{1,5\}$



Uses and Defs

Def (definition)

- A **write** of a value to a variable
- $\text{def}(v)$ = set of CFG nodes that define variable v
- $\text{def}(n)$ = set of variables defined at node n

```
1: a = 0
```

Use


- A **read** of a variable's value
- $\text{use}(v)$ = set of CFG nodes that use variable v
- $\text{use}(n)$ = set of variables used at node n

```
5: a < 9
```

More precise definition of liveness

A variable v is live on a CFG edge if

- \exists a directed path from that edge to a use of v (node $\in \text{use}(v)$) and
- that path does not go through any def of v (nodes $\notin \text{def}(v)$).



Computing Liveness


Data-flow

- Liveness of variables is a property that flows through the edges of the CFG


Direction of flow

- Liveness flows **backward** in the CFG:
behaviour of future nodes determines liveness at a given node

Example: flow of liveness for a




Example: flow of liveness for b



We have liveness on edges

- before and after each node



Two more definitions:

- A variable is **live-out** at a node if it is live on any of that node's out-edges
- A variable is **live-in** at a node if it is live on any of that node's in-edges

Computing Liveness

Rules for computing liveness

1. Generate liveness:


$$v \in use(n) \Rightarrow v \in LIVE_{in}(n)$$

2. Push liveness across edges:

$$v \in LIVE_{in}(n) \Rightarrow \forall p \in pred(n) v \in LIVE_{out}(p)$$

3. Push liveness across nodes:

$$v \in LIVE_{out}(n) \wedge v \notin def(n) \Rightarrow v \in LIVE_{in}(n)$$



Data-flow equations

$$LIVE_{in}(n) = \boxed{use(n)}_1 \cup \boxed{(LIVE_{out}(n) - def(n))}_3$$


$$LIVE_{out}(n) = \boxed{\bigcup_{\forall s \in succ(n)} LIVE_{in}(s)}_2$$

Solving the Data-flow equations

```
1: for all node  $n \in \text{CFG}$  do
2:    $\text{LIVE}_{in}(n) = \emptyset$ 
3:    $\text{LIVE}_{out}(n) = \emptyset$ 
4: end for
5: repeat
6:   for all node  $n \in \text{CFG}$  do
7:      $\text{LIVE}'_{in}(n) = \text{LIVE}_{in}(n)$ 
8:      $\text{LIVE}'_{out}(n) = \text{LIVE}_{out}(n)$ 
9:      $\text{LIVE}_{in}(n) = \text{use}(n) \cup (\text{LIVE}_{out}(n) - \text{def}(n))$ 
10:     $\text{LIVE}_{out}(n) = \bigcup_{\forall s \in \text{succ}(n)} \text{LIVE}_{in}(s)$ 
11:   end for
12: until  $\text{LIVE}'_{in}(n) = \text{LIVE}_{in}(n) \wedge \text{LIVE}'_{out}(n) = \text{LIVE}_{out}(n) \forall n$ 
```

This is a **fix-point algorithm** for iterative liveness analysis.

Example




node	use	def	1st		2nd		3rd		4th		5th		6th		7th	
			in	out	in	out	in	out	in	out	in	out	in	out	in	out
1		a			a		a		ac		c	ac	c	ac	c	ac
2	a	b	a		a	bc	ac	bc	ac	bc	ac	bc	ac	bc	ac	bc
3	bc	c	bc		bc	b	bc	b	bc	b	bc	b	bc	bc	bc	bc
4	b	a	b		b	a	b	a	b	ac	bc	ac	bc	ac	bc	ac
5	a		a	a	a	ac	ac	ac	ac	ac	ac	ac	ac	ac	ac	ac
6	c		c		c		c		c		c		c		c	

Data-flow equations

$$LIVE_{in}(n) = use(n) \cup (LIVE_{out}(n) - def(n))$$

$$LIVE_{out}(n) = \bigcup_{\forall s \in succ(n)} LIVE_{in}(s)$$

There is something inefficient about this process.



For instance, consider the $3 \rightarrow 4$ edge in the graph:


- $LIVE_{out}(4)$ is used to compute $LIVE_{in}(4)$
- $LIVE_{in}(4)$ is used to compute $LIVE_{out}(3)$

💡 The algorithm would converge faster if we process the nodes backwards.

Backward Liveness Analysis

```
1: for all node  $n \in \text{CFG}$  do
2:    $\text{LIVE}_{in}(n) = \emptyset$ 
3:    $\text{LIVE}_{out}(n) = \emptyset$ 
4: end for
5: repeat
6:   for all node  $n \in \text{CFG}$  in reverse topological order do
7:      $\text{LIVE}'_{in}(n) = \text{LIVE}_{in}(n)$ 
8:      $\text{LIVE}'_{out}(n) = \text{LIVE}_{out}(n)$ 
9:      $\text{LIVE}_{out}(n) = \bigcup_{\forall s \in \text{succ}(n)} \text{LIVE}_{in}(s)$ 
10:     $\text{LIVE}_{in}(n) = \text{use}(n) \cup (\text{LIVE}_{out}(n) - \text{def}(n))$ 
11:   end for
12: until  $\text{LIVE}'_{in}(n) = \text{LIVE}_{in}(n) \wedge \text{LIVE}'_{out}(n) = \text{LIVE}_{out}(n) \forall n$ 
```

Example with Backward Liveness Analysis



node	use	def	1st		2nd		3rd	
			out	in	out	in	out	in
6	c			c		c		c
5	a		c	ac	ac	ac	ac	ac
4	b	a	ac	bc	ac	bc	ac	bc
3	bc	c	bc	bc	bc	bc	bc	bc
2	a	b	bc	ac	bc	ac	bc	ac
1		a	ac	c	ac	c	ac	c

Converges in only 3 iterations!

Data-flow equations

$$\text{LIVE}_{out}(n) = \bigcup_{\forall s \in succ(n)} \text{LIVE}_{in}(s)$$

$$\text{LIVE}_{in}(n) = use(n) \cup (\text{LIVE}_{out}(n) - def(n))$$

More performance considerations

Basic Block

A straight sequence of assembly instruction which (usually) finishes with a branch/jump instruction.


Key property: Either *all* the instructions in the sequence execute or none execute.

Can significantly decrease the size that a CFG occupies in memory by grouping nodes that have a single predecessor and a single successor into basic blocks.


The instructions in a basic block can be simply represented as a list (rather than a graph).

Example

No basic blocks:



With basic blocks:



- Proper register allocation